


AT3U BLOCK DIAGRAM

01

PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : IN3
- LAYER 7 : SGND2
- LAYER 8 : BOT

- 04-- 0402 footprint
- 06-- 0603 footprint
- 08-- 0805 footprint
- 12-- 1206 footprint
- F-- 1% tolerance



Cable Docking

- TV_OUT
- VGA
- RJ-45
- CIR/Pwr btn
- Stereo MIC
- Headphone Jack
- USB Port
- VOL Cntr

PAG 31

SYSTEM CHARGER(MAX8724) PAG 33

SYSTEM POWER MAX8778 PAG 34

VCCP +1.5V AND GMCH 1.05V(MAX8717) PAG 35

CPU CORE MAX8771 PAG 36


DDR II SMD DR_VTERM 1.8V/1.8VSUS(TPSS51116REGR) PAG 37

DISCHARGE/3VS/5VS/LANVCC PAG 38

PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE# ,INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC# ,INTD#	MINI PCI for debug



PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number BLOCK DIAGRAM	Rev 2A
Date: Monday, April 30, 2007 Sheet 1 of 37		




for power noise






Layout Note:
Place voltage divider within 0.5" of GTLREF pin



SI-2 modified for fix run TAT hang



Note:
H_DPRSTP need to daisy chain from ICH8 to IMVP6 to CPU.




Place C close to the CPU_TEST4 pin. Make sure CPU_TEST4 routing is reference to GND and away from other noisy signal.

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0

Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 1%	VTT	Within 2.0" of the ITP
TRST#	500-680ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 1%	GND	Within 2.0" of the ITP
TDO	150 ohm +/- 5%	VTT	Within 2.0" of the ITP

Note: Populate R5, R8, C372 & R430 when ITP connector is populated.







Comp0,2 connect with Zo=27.4ohm, Comp1,3 connect with Zo=55ohm, make those traces length shorter than 0.5". Trace should be at least 25 mils away from any other toggling signal.


ICCODE: for Merom processors recommended design target is 44A

ICCP: before vccore stable peak current is 4.5A 2.after vccore stable continue current is 2.5A

ICCA 130mA

Layout Note: Place C105 near PIN B26.





U34B

U34C


















+VCC_PEG

- RSVD1
- RSVD2
- RSVD3
- RSVD4
- RSVD5
- RSVD6
- RSVD7
- RSVD8
- RSVD9
- RSVD10
- RSVD11
- RSVD12
- RSVD13
- RSVD14


- RSVD20
- RSVD21
- RSVD22
- RSVD23
- RSVD24
- RSVD25
- RSVD26
- RSVD27
- RSVD28
- RSVD29
- RSVD30
- RSVD31
- RSVD32
- RSVD33
- RSVD34
- RSVD35
- RSVD36
- RSVD37
- RSVD38
- RSVD39
- RSVD40
- RSVD41
- RSVD42
- RSVD43
- RSVD44
- RSVD45

- CFG_0
- CFG_1
- CFG_2
- CFG_3
- CFG_4
- CFG_5
- CFG_6
- CFG_7
- CFG_8
- CFG_9
- CFG_10
- CFG_11
- CFG_12
- CFG_13
- CFG_14
- CFG_15
- CFG_16
- CFG_17
- CFG_18
- CFG_19
- CFG_20



- NC_1
- NC_2
- NC_3
- NC_4
- NC_5
- NC_6
- NC_7
- NC_8
- NC_9
- NC_10
- NC_11
- NC_12
- NC_13
- NC_14
- NC_15
- NC_16





WV22 update --- MA14 needs to be routed if customers are planning on using 2Gb technology and width=8 (by 8) DIMMs



Layout Note: Location of all MCH_CFG strap resistors needs to be close to minimize stub.



GMCH pwrok is 3.3v tolerant



In Crestline EDS Rev.1.0, Render Standby Voltage is not finalized yet(TBD), 1.05V for Graphic Voltage range(VCC_A0G) is between 0.9975V(min.) and 1.1025V(max.). Vgfs max at 1.1025V @ 8A (estimated)

only reserve AT375 nOf support IAMT, but design line suggest to connection these pin ,do not NC

CLKREQ# (MCH drives CLK_REQ# to control the PCI-E diff clk input itself)



LVDS

TV


VGA


PCI-EXPRESS GRAPHICS

<check list> For EV# Connect to GND CRT R/G/B TV A/B/C HSYNC/VSYNC



close to chip





Ivcc (External GFX 1.310 A, integrate 1.572 A)

Layout Note:
370 mils from edge.

Layout Note:
Inside GMCH cavity.

Ivcc_AXG Graphics core supply current 7.7A

SI-2 modified --remove
C91, C108

Layout Note:
370 mils from edge.

Layout Note:
Inside GMCH cavity for VCC_AXG.

for IAMT power if not support need to connection to S0 power

Layout Note:
Inside GMCH cavity.


Layout Note:
Place close to GMCH edge.

GMCH 1.05V	current (A)	Remark
VCC Core	1.573	(1.3A for external GFX)
VCC_AXG	7.7	for integrated Gfx
VCC_AXD	0.2	
VTT	0.85	FSB VCCP
VCC_PEG	1.2	for PCIEG
VCC_AXM	0.54	for IAMT function
VCCR_RX_DMI	0.25	DMI
SUM	12.313	


IVCCSM supply current 1 channel 1.615A 2 channel 3.318A

POWER

POWER



VSS



VSS

PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number Crestine (VSS)	Rev 2A
Date: Monday, April 30, 2007		Sheet 10 of 37

Strap table



All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal

CFG[17:3] Have internal Pull-up

CFG[18:19] Have internal Pull-down


Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port




DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMIx4(Default)
-----------	---------------------------------------




DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--




XOR /ALLz /Clock Un-gating

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)




PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--





FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---



SDVO/PCIE Concurrent operation

MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---





SDVO Present
Strap define at External DVI control page





DDRII DUAL CHANNEL A,B.

DDRII A CHANNEL


DDRII B CHANNEL



Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM





RTC



change to battery conn

20MIL 20MIL

add RTC Bat rechargeable circuit



for fix ESD issue


Should be 2" close ICH7

intel check list define to stuff 33ohm

SB Strap


ICH8-M Internal VR Enable strap
 (Internal VR for Vccsus1_05, VccSus1_5 and VccCL1_5)

INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
----------	---




ICH8-M LAN100 SLP Strap
 (Internal VR for VccLAN1_05 and VccCL1_05)

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---







XOR Chain Entrance Strap



ICH_RSVD	HDA_SDOCK	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1



MINI CARD PCI-E
EXPRESS CARD (NEW CARD)




PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#,INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#,INTD#	MINI PCI for debug





PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number ICH7-M M PCI E(2/4)	Rev 2A
Date: Wednesday, May 02, 2007		
Sheet 15 of 37		





Board ID	15 " AT3U 965GM DUAL HDD (0:0:1:1:1) BOARD ID 7	
ID0	R692 Stuff	R693 not Stuff
ID1	R688 Stuff	R448 not Stuff
ID2	R690 Stuff	R689 not Stuff
ID3	R760 Stuff	R660 not Stuff
ID4	R761 Stuff	R652 not Stuff








	PROJECT : AT3U		Rev 2A
	Quanta Computer Inc.		
	Size Custom	Document Number ICH7-M POWER(4/4)	

CRT PORT








19

5 IN1 CARD READER


XD, MMC/SD, MS/MSP



bom create 2'nd source




SCREW HOLE




SI 4/20 del hole16



SI 4/30 del PAD1,9,10,13,16

BT PAD











When HWSPND# is controlled by system, the pull-up resistor(R373) dose not need to apply.




*TPA/TPA# TPB/TPB# pair trace : As close as possible.
 *TPA/TPA#, TPB/TPB# pair trace : Same length electricly And layot with shields
 *Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).








AUDIO AMPLIFIER




0312 Gain Table


GAIN0	GAIN1	SE/BTL	AV(INV)
0	0	0	6dB
0	1	0	10dB
1	0	0	15.6dB
1	1	0	21.6dB
x	x	1	4.1dB







PCSPK BEEP





LINE OUT Amplifier






SATA_2 CONNECTOR




E : Stuffed for 8101E(10/100)

fix 10/100 LAN LED issue




R21 value should be 2.49K (1%) for 8111B/8111C application. R21 should be 2.0K(1%) for 8101E application

BLOCK A is only for RTL8101E application.




for 93C56 used. NC if 93C46 is used.





if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCIE_WAKE# pin)

Remove R70 for 8111B and 8111C




E : Stuffed for 8101E(10/100)





Power domain chart

	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V


	Q19	Q21
RTL8111B	Need	Need
RTL8101E	N/A	N/A








SATA_1 CONNECTOR




NEWCARD




PCI-Express TX and RX direct to connector








BLUETOOTH





SI-2 modified (remove serial resistors) from HP recommend






KEYBOARD PULL-UP




Mini PCI-E Card 1 WLAN





Mini PCI-E Card 2

WWAN -- have 2.8A 7W power consumption
power pin 24.39.41
GND pin 37,43
need to be careful power rail






CABLE DOCK

support 6A 200mils
CX000480005





- [18] PR_GEN
- [18] PR_RED
- [18] DCCDAT2
- [18] PR_BLU
- [18] PR_HSYNC
- [18] DDCCLK2
- [18] PR_VSYNC



SI change EMI request






- [25] +LAN_MX1_PR
- [25] -LAN_MX1_PR
- [25] +LAN_MX0_PR
- [25] -LAN_MX0_PR




docking insert is HI voltage




S0: 4V
S3: 2.5V
S4/S5: 0V
*Check voltage on DB



fix docking R.G.B signals measure fail




FAN




FAN1 PWM CONNECTOR

	PROJECT : AT3U	
	Quanta Computer Inc.	
	Size Custom	Document Number CABLE DOCKING/FAN
Date: Wednesday, May 02, 2007		Sheet 30 of 37



STRAP PIN


MY2	49	TP_SPI: Default flash access Low: Boot from SPI flash part HIGH: Boot from ISA flash part
MY3	50	TP_ISP: In System Programming Mode Low: ISP mode HIGH: Normal Mode




All hardware straps default internal pull-up, so don't need pull-UP outside. A TEST need try --andrew ????

SELECT KBC TPYE

PIN NAME	USE KBC3920	USE KBC3926
MY2	R208	REMOVE R208
BIOS_A0	REMOVE R808	R808



TOUCH PAD CONNECTOR



PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number KB3920/ROM/TP	Rev 2A
Date: Wednesday, May 02, 2007		
Sheet 31 of 37		


DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+12V_ALW

Place these CAPS close to FETs

Place these CAPS close to FETs


5 Volt +/- 5%
 Countinue current:8A
 Peak current:11A
 OCP minimum 13A

3.3 Volt +/- 5%
 Countinue current:5A
 Peak current:7.5A
 OCP minimum 10A




	PROJECT : AT3U Quanta Computer Inc.		
	Size Custom	Document Number 3v/5v	Rev 2A
	Date: Wednesday, May 02, 2007 Sheet 32 of 37		

C30: Add PD22 for 12cell battery issue



+1.5 Volt +/- 5%
 Countinue current:6.5A
 Peak current:8.5A
 OCP minimum 10A


+1.05 Volt +/- 5%
 Countinue current:13A
 Peak current:16A
 OCP minimum 20A




$V_{out} = (1 + R_a/R_b) * 1$

$V_{out} = [1 + (R_c/R_d)] * 1$

FSET = GND=200KHz
 REF f = 300KHz
 VCC f = 500KHz

	PROJECT : AT3U Quanta Computer Inc.		
	Size Custom	Document Number +1.5V & VCCP+1.05V(MAX8743)	Rev 2A
	Date: Wednesday, May 02, 2007	Sheet 34 of 37	





Sense lines are 18 mil wide, Z0=27.4 Ohm.
 Use differential routing with 7 mil spacing.
 Route external layer with solid GND reference
 (no split planes).
 Use 25 mil separation from any other signal.

Add layout note on pins 22 and 28 of MAX8771 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.


(44A)

SI-2 add in CPU socket

 NBS/RD1/HW2	PROJECT : AT3U	
	Quanta Computer Inc.	
	Size Custom Date: Wednesday, May 02, 2007	Document Number CPU_CORE(MAX8771)




1.8 Volt +/- 5%
 Countinue current:12A
 Peak current:15A
 OCP minimum 18A



Max Current ? A

$$V_{out1} = (1 + R1/R2) * 0.5$$

			PROJECT : AT3U Quanta Computer Inc.	
Size Custom	Document Number DDR1I 1.8VSUS/SMDDR_VTERM			Rev 2A
Date: Wednesday, May 02, 2007		Sheet 36 of 37		

